

# High-Density Stretchable Electronics: Toward an Integrated Multilayer Composite

By Liang Guo and Stephen P. DeWeerth\*

In recent years, interest has developed for implementing electronics using flexible, foldable, and even stretchable materials; the potential applications of such technologies include consumer products ranging from flexible/elastic displays to skin-like electronics.<sup>[1]</sup> Although it remains impractical to fabricate electronic components directly using soft materials, it is possible to connect an array of (rigid) component and subcircuit islands using flexible/stretchable interconnects to achieve system-level flexibility or conformability.<sup>[1,2]</sup> The components can be interconnected via a compliant substrate<sup>[1–5]</sup> or via a wiring mesh.<sup>[6–8]</sup> One of the primary challenges associated with the implementation of these systems is the limitation to integration density of the electronics when only a single layer of interconnects is used. To address this limitation, dual-layer interconnects have been fabricated (e.g., on flexible parylene substrates).<sup>[9]</sup> Another major challenge is the achievement of robust electrical connections between the soft material and rigid components or substrate. This bonding issue has significantly hindered the practical utility of flexible/stretchable electronics.

We have addressed these two challenges to create stretchable electronics by developing fabrication techniques that enable reliable multilayer interconnects both within an elastic polydimethylsiloxane (PDMS) substrate and between the PDMS and a rigid substrate. This interconnect technology addresses the challenge of integration density by providing multiple layers of wiring in the flexible PDMS device. The PDMS-to-rigid-substrate interconnect facilitates robust, high-density electrical connections between the two materials. Taken together, these two integral parts facilitate a new high-density bonding method called “*via bonding*”—because an inclined via is used as part of the multilayer interconnect. This multilayer via-bonding technology facilitates high-density, module-level integration of electronic components in an integrated multilayer composite.

The key to our via-bonding technology is the combination of a lift-off method, which requires an anisotropic metal-deposition process, with an innovative inclined-via technique. **Figure 1** illustrates the method for fabricating multilayer interconnects within PDMS or between PDMS and another substrate. Such lift-off methods—because of their cleanness and process compatibility—are conventionally used in the patterning of thin-film metal features on PDMS.<sup>[10,11]</sup> In order to implement multilayer interconnects both within PDMS and between PDMS

and another substrate, we have created a process for fabricating vias with inclined sidewalls through the PDMS. The inclined sidewalls are essential to provide electrical connections between the conductors on different layers. Because we use a lift-off method [Figure 1(a)], we must use anisotropic metal deposition to create the gold conductors on the PDMS. Vias with vertical sidewalls would fail to make electrical connections between conducting layers because the anisotropic deposition would not result in metal on the sidewalls. The thin gold film deposited on the recessed slope of inclined vias, however, functions to electrically bridge two conducting layers.

To fabricate the inclined via, we use projection exposure in photolithography, which involves far-field aperture diffraction<sup>[12]</sup> [Figure 1(b)]. In this method, collimated light passing through a micro-hole (100  $\mu\text{m}$  diameter) diffracts and casts a Gaussian-like intensity profile on an image plane placed at a distance ( $>1$  mm) away from the photomask. When a thick negative photoresist layer is placed at the image plane, the exposure results in a tapered post. A similar approach has been used previously in backside exposure of thick negative photoresist to create tapered SU-8 pillars.<sup>[13]</sup> We use this configuration to modulate the UV light intensity distribution in the exposure process of thick negative photoresist to make sacrificial posts with a tapered shape. In Figure 1(c)(i), when the thick negative photoresist layer is positioned at the image plane in Figure 1(b), the exposure will result in such a tapered profile [Figure 1(c)(ii)].


The tapered sacrificial post is used as a mold during the formation of the encapsulation PDMS layer [Figure 1(c)(iii)], resulting in a complementary inclined via in the PDMS after the post is sacrificed [Figure 1(c)(iv)]. Well-defined spinning and curing recipes ensure that the PDMS prepolymer disperses to a layer thickness smaller than the height of sacrificial posts and that the prepolymer clears off the top of sacrificial posts.<sup>[14]</sup> The second conducting layer is fabricated using the same lift-off method [Figure 1(a)] as used for the first conducting layer; the two layers are electrically interconnected where an inclined via exists as result of the gold film deposited on the recessed slope of the inclined via [Figure 1(c)(v)].

By iterating the steps in Figure 1(c), additional interconnected conducting layers can be fabricated subsequently. The “substrate” denoted in Figure 1(c) can be either PDMS or other rigid materials, such as silicon, glass, printed circuit board (PCB), etc. For a PDMS substrate, multilayer interconnects are made within the PDMS. For rigid materials, via bonds are fabricated on the rigid substrate and subsequent multilayer interconnects are fabricated using PDMS layers to facilitate increased integration density.

We fabricated the inclined vias as shown in **Figure 2**. We demonstrated that the sidewall slope of the sacrificial posts can be controlled by adjusting UV light exposure dose [Figure 2(a)],

[\*] L. Guo, Prof. S. P. DeWeerth  
The Wallace H. Coulter Department of Biomedical Engineering  
Georgia Institute of Technology and Emory University  
313 Ferst Drive NE, Atlanta, GA 30332–0535 (USA)  
E-mail: steve.deweerth@gatech.edu


DOI: 10.1002/adma.201000515



**Figure 1.** Method for implementing multilayer interconnects within PDMS or between PDMS and another substrate. (a) Process flow of a lift-off method for patterning thin-film metal features. (i) First, a photoresist mask is patterned on the substrate. (ii) Second, a thin metal film is deposited through an anisotropic metal deposition process (e.g., electron beam evaporator). (iii) Last, the sample is soaked in solvent or solution. The photoresist mask starts to dissolve from the feature sidewalls where no metal exists, and subsequently excess metal films are lifted off, leaving the desired metal features. (b) Far-field aperture diffraction phenomenon. When collimated light passes through a micro-hole, the light beam diffracts at the edges and casts a Gaussian-like intensity profile on an image plane placed with a distance  $D$  (large compared to the diameter  $a$  of the hole) away from the photomask. The via-bonding process makes use of this phenomenon to create tapered sacrificial posts. (c) Via-bonding fabrication process steps. (i) A thick negative photoresist layer on a sample is placed at the image plane 1 mm away from the photomask. (ii) The resulting exposure creates a tapered sacrificial post. (iii) The post is subsequently used to mold the PDMS insulation. (iv) Removal of the sacrificial post results in an inclined via in the PDMS. (v) When patterning the second conducting layer using the lift-off method illustrated in (a), the two conducting layers will be electrically interconnected by metal film deposited on the recessed slope of the inclined via.

as a result of the low contrast profile of light intensity on the image plane [Figure 1(b)]. The resolution of the resulting devices is 10  $\mu\text{m}$  width for gold lines and 10  $\mu\text{m}$  base diameter for inclined vias (given a 10  $\mu\text{m}$  PDMS encapsulation layer). The aspect ratio of the inclined via (defined as the via base diameter vs. the via depth) must be between 5:1 and 1:5 to ensure successful fabrication and electrical performance.


As shown in Figure 3, we fabricated devices that include interconnections between three layers of wiring within the PDMS [Figure 3(a) and Figure 3(b)] and between the bottom wiring layer and a rigid glass substrate [Figure 3(c)]. Gold traces embedded in the PDMS were interconnected to each other



**Figure 2.** Fabrication results demonstrating the achievement of a multilayer interconnect by an inclined via. (a) Tapered sacrificial posts with different sidewall slopes were produced by using different UV light exposure doses. From left to right, the dose was increased. (b) Inclined vias with desired profiles were created in the PDMS insulation layer using the molding process. (c) The second gold layer was patterned using the lift-off process, and an interlayer interconnection (i.e. a via bond) was formed at the inclined via. After lift-off, a corner of the square gold film was lifted up intentionally to give a better visualization of the thin gold film (image on left). After gold deposition but before lift-off, the sidewalls of the photoresist mask can be seen clearly (image on right).

and to gold traces on the glass through inclined vias. Because PDMS cured on glass, silicon, or PCB bonds strongly to that substrate, the inclined-via-based interconnects (i.e. via bonds) between PDMS and the rigid substrate can form reliable high-density multilayer electrical connections on the rigid substrate. The total thickness of the device in Figure 3(a) and Figure 3(b) is 100  $\mu\text{m}$ , which includes a 70  $\mu\text{m}$  PDMS base layer and three 10  $\mu\text{m}$  PDMS insulation layers. The thin gold lines on different conducting layers are all 100  $\mu\text{m}$  wide. To verify the viability of the wiring and of the multilayer interconnect, we implemented circuits to power three LEDs, one connected to each wiring layer, and demonstrated the device's ability to illuminate each LED and to withstand large deformation while maintaining its electrical functionality.


High-density, elastic interconnect for electronics is one of the primary potential applications of our multilayer via-bonding technology. In Figure 4, we show cross-sectional schematics for two example systems. Various components—including PCBs, prefabricated silicon integrated circuits (ICs), and thin film discrete components—embedded on multiple component layers can be connected electrically through multilayer via bonds to achieve a module-level circuit. The components can be stamped or printed on respective component layers. In the first example system [Figure 4(a)], components are embedded and interconnected in PDMS to form stacked 3D islands. This architecture can maximize the system-level stretchability similar to the electronic-skin architecture.<sup>[1,2]</sup> In the second example [Figure 4(b)], embedded components are not stacked, resulting in decreased stretchability but increased design flexibility as a result of easier wire routing. The resulting elastic, multi-chip module (MCM) can interface with external circuits through exposed connections on the embedded PCBs. Such an elastic MCM may be rolled into a scroll or folded and thus forms a more compact 3D circuit. Similar to the electronic skin architecture,<sup>[1,2]</sup> the



**Figure 3.** Demonstration of multilayer interconnects within PDMS and between PDMS and a rigid substrate. (a) A prototype device with three interconnected conducting layers. The total thickness of this device is 100 μm, which includes a 70 μm PDMS base layer and three 10 μm PDMS insulation layers. The thin gold lines on different conducting layers are all 100 μm wide. Three LEDs were glued using conductive polymer (Silicone Solutions; Twinsburg, OH) to their exposed contact pads on separate conducting layers. Power was supplied to the device through two silver wires glued to the contact pads on the bottom conducting layer. Traces 1 and 2 and power lines are on the bottom conducting layer; Traces 3 and 4 are on the middle conducting layer, and interconnected to the power lines through Vias 1 and 2, respectively; Traces 5 and 6 are on the top conducting layer, and interconnected to the power lines through Vias 3 and 4, respectively. Vias 3 and 4, both formed by two stacked inclined vias during two rounds of processes, go through two PDMS insulation layers, and thus are deeper than Vias 1 and 2. (b) Deformation of the device in (a). The device was scrolled into a roll while still maintaining its electrical functionality (right). (c) Via bonds on a rigid substrate (glass). Gold traces embedded in PDMS are interconnected to gold traces on glass through inclined vias. Only the bonding area is shown in this figure. In this area, PDMS was cured on bare glass. This formed a strong bonding between PDMS and the glass substrate.

elastic MCM can withstand mechanical deformation because the deformation is taken up largely by the exposed polymer substrate between the islands.<sup>[2]</sup> Because cured PDMS bonds to most rigid materials strongly (the bonding can be improved or

strengthened by brief oxygen plasma treatment of the rigid substrate before applying PDMS coating), via bonds on the rigid components are expected to be strong enough to withstand a significantly large amount of strain, and thus should not be the



**Figure 4.** Architecture for an elastic, multichip module (not to scale). PCBs, prefabricated silicon ICs, and thin-film discrete components of various types can all be integrated into such a composite and interconnected using multilayer via-bonding technology to form a module-level circuit. (a) Components aggregate in stacked 3D islands. This architecture can maximize the system-level stretchability. (b) Components are not stacked. This architecture gives more design flexibility.

locations for causing mechanical failure during deformation, as had previously been revealed by the study from Lacour *et al.* on “glued” components.<sup>[2]</sup> More detailed mechanical analyses are needed to determine the mechanical performance of such a multilayer composite during deformation.

In conclusion, two major challenges associated with stretchable electronics—(i) increasing integration density and (ii) improving electrical bonding—have been addressed by our innovative multilayer via-bonding technology. The resulting elastic MCM architecture provides a high-density, module-level solution for numerous potential applications.

## Experimental Section

**Lift-off Method:** The sample is first briefly treated in oxygen plasma to activate the substrate [either cured PDMS (Sylgard 184, Dow Corning) or a rigid material] surface. Immediately following this treatment, positive photoresist [Megaposit SPR 220 (0.7–7.0), Shipley] is spun on at 1500 rpm for 30 s with a ramp rate of 300 rpm s<sup>-1</sup>. The sample is baked on a hotplate at 90 °C for 10 min. The resulting photoresist layer is approximately 12 μm thick. The sample is then patterned by photolithography with a UV exposure dose of 700 mJ cm<sup>-2</sup> at 365 nm i-Line, developed in developer (Microposit MF-319, Shipley) for about 160 s, rinsed with de-ionized water, and blown dry gently. Finally, the resulting photoresist negative mask is flood-exposed with the same dose to enable subsequent lift-off in its developer [Figure 1(a)(i)]. A hold time of at least 120 min is required before starting depositing gold to allow water, which is necessary to complete the photo-reaction, to diffuse back into the photoresist mask. The sample is then placed in an electron beam evaporator for a priming layer of 300 Å titanium deposited at 1 Å s<sup>-1</sup>. This step is followed by a 200 Å to 5000 Å gold film deposition at 1 Å s<sup>-1</sup> [Figure 1(a)(ii)]. After deposition, the sample is soaked in the corresponding photoresist developer (Microposit MF-319, Shipley) to dissolve the photoresist mask and lift off excess gold films, leaving only the desired gold features [Figure 1(a)(iii) or Figure 1(c)(v)]. The gold patterned sample is then rinsed and dried.

**Via-Bonding Process:** Following brief treatment of the sample in oxygen plasma, a thick layer of negative photoresist (NR5–8000, Futurrex) is formed on the sample. The thickness of the layer depends on the lowest aspect ratio of the inclined via to be made. The sample is then patterned to leave a tapered sacrificial post right on top of each gold feature where an inclined via is to be made [Figure 1(c), (i) and (ii)]. Next, following oxygen plasma treatment of the sample, a PDMS (Sylgard 184, Dow Corning) insulation layer is spun on to encapsulate the device at 5000 rpm for 150 s with a ramp rate of 1000 rpm s<sup>-1</sup>. Sequentially, the uncured sample is left at room temperature for one hour, baked on a 60 °C hotplate for one hour, and then baked in a 90 °C oven for two hours. The resulting encapsulation thickness is approximately 10 μm, except at the areas closely surrounding the sacrificial posts [Figure 1(c)(iii)]. To effectively remove the sacrificial posts, a brief RIE (plasma thermal reactive ion etching) descum process is first applied to remove any potential thin PDMS residues on top of sacrificial posts.<sup>[15]</sup> The sample is then immersed in acetone for approximately 10 min to remove the sacrificial posts [Figure 1(c)(iv)]. Finally, a lift-off process is used to pattern a new conducting layer to complete the via bonding [Figure 1(c)(v)]. Two key points for creating the inclined via are worthy of emphasizing: (1) A 1mm glass slide is placed between the photomask and NR5–8000 layer [Figure 1(c)(i)], and approximately 2/3 of standard exposure dose (i.e. 14 mJ cm<sup>-2</sup> for 1 μm-thick film) is used during UV

exposure to create sacrificial posts with tapered sidewalls. Increasing or decreasing the exposure dose by 5/3 mJ cm<sup>-2</sup> for 1 μm-thick film each step within a certain range may result in tapered sacrificial posts with different sidewall slopes [Figure 2(a)]. (2) The PDMS insulation layer is spun on immediately after oxygen plasma treatment of the sample. The recess depth of a via is determined by the height of the sacrificial post, and this height needs to be made slightly higher than the desired thickness of the PDMS insulation layer.

## Acknowledgements

This research was supported by National Institutes of Health (NIH, Grant# EB006179), USA. The authors would like to thank E. Brown and Dr. J. Ross for providing valuable suggestions through discussions, and thank M. Kuykendal, D. Li, and A. C. Hughes for helping with editing the manuscript.

Received: February 10, 2010

Revised: April 5, 2010

Published online:

- [1] S. Wagner, S. P. Lacour, J. Jones, P.-H. I. Hsu, J. C. Sturm, T. Li, Z. Suo, *Physica E* **2004**, *25*, 326.
- [2] S. P. Lacour, J. Jones, S. Wagner, T. Li, Z. Suo, *Proc. of the IEEE* **2005**, *93*, 1459.
- [3] H. C. Ko, M. P. Stoykovich, J. Song, V. Malyarchuk, W. M. Choi, C.-J. Yu, J. B. Geddes III, J. Xiao, S. Wang, Y. Huang, J. A. Rogers, *Nature* **2008**, *454*, 748.
- [4] D.-H. Kim, J.-H. Ahn, W. M. Choi, H.-S. Kim, T.-H. Kim, J. Song, Y. Y. Huang, Z. Liu, C. Lu, J. A. Rogers, *Science* **2008**, *320*, 507.
- [5] S.-I. Park, Y. Xiong, R.-H. Kim, P. Elvikis, M. Meitl, D.-H. Kim, J. Wu, J. Yoon, C.-J. Yu, Z. Liu, Y. Huang, K.-C. Hwang, P. Ferreira, X. Li, K. Choquette, J. A. Rogers, *Science* **2009**, *325*, 977.
- [6] R. Dinyari, S.-B. Rim, K. Huang, P. B. Catrysse, P. Peumans, *Appl. Phys. Lett.* **2008**, *92*, 091114.
- [7] T. Someya, Y. Kato, T. Sekitani, S. Iba, Y. Noguchi, Y. Murase, H. Kawaguchi, T. Sakurai, *Proc. Natl Acad. Sci. USA* **2005**, *102*, 12321.
- [8] T. Sekitani, Y. Noguchi, K. Hata, T. Fukushima, T. Aida, T. Someya, *Science* **2008**, *321*, 1468.
- [9] D. C. Rodger, A. J. Fong, W. Li, H. Ameri, A. K. Ahuja, C. Gutierrez, I. Lavrov, H. Zhong, P. R. Menon, E. Meng, J. W. Burdick, R. R. Roy, V. R. Edgerton, J. D. Weiland, M. S. Humayun, Y. C. Tai, *Sens. Actuators B* **2008**, *132*, 449.
- [10] M. Maghribi, J. Hamilton, D. Polla, K. Rose, T. Wilson, P. Krulvitch, *2nd Ann. Int. IEEE-EMB Special Topic Conf. on Microtechnologies in Medicine & Biology* **2002**, 80.
- [11] S. P. Lacour, C. Tsay, S. Wagner, Z. Yu, B. Morrison, *Proc. of the 4th IEEE Conference on Sensors* **2005**, 617.
- [12] D. J. Elliott, in *Integrated Circuit Fabrication Technology*, 2nd Edition, McGraw-Hill, New York, USA **1989**, Ch. 8.
- [13] K. Kim, D. S. Park, H. M. Lu, W. Che, K. Kim, J.-B. Lee, C. H. Ahn, *J. Micromech. Microeng.* **2004**, *14*, 597.
- [14] D. C. Duffy, R. J. Jackman, K. M. Vaeth, K. F. Jensen, G. M. Whitesides, *Adv. Mater.* **1999**, *11*, 546.
- [15] J. Garra, T. Long, J. Currie, T. Schneider, R. White, M. Paranjape, *J. Vac. Sci. Technol. A* **2002**, *20*, 975.